↓Skip to main content
Axolotl

FPGA Design

Verilog Synthesis: From RTL to Gate-Level Netlist
· loading · loading
Kerim Turak
Hardware Design Verilog Synthesis RTL Design Gate Level Netlist FPGA Design ASIC Design
Hardware Design